UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/711,144	08/27/2004	Douglas D. Coolbaugh	BUR920040107US1	5143		
	7590 01/25/200 TT MIIDDUV & DDE		EXAM	EXAMINER		
400 GARDEN (SCULLY, SCOTT, MURPHY & PRESSNER 100 GARDEN CITY PLAZA		NGUYEN, KHIEM D			
GARDEN CITY	7, NY 11530		ART UNIT PAPER NUMBER			
			2823			
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	DELIVER	DELIVERY MODE		
3 MON	NTHS	01/25/2007	PAI	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

. •			451
	Application No.	Applicant(s)	9/
	10/711,144	COOLBAUGH ET AL.	
Office Action Summary	Examiner	Art Unit	
	Khiem D. Nguyen	2823	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet wit	h the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period was reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNIC 36(a). In no event, however, may a re vill apply and will expire SIX (6) MONT , cause the application to become ABA	ATION. ply be timely filed THS from the mailing date of this communication ANDONED (35 U.S.C. § 133).	
Status		•	
1) Responsive to communication(s) filed on 13 No.	ovember 2006.		
2a)⊠ This action is FINAL . 2b)□ This	action is non-final.		
3) Since this application is in condition for allowar	•	• •	3
closed in accordance with the practice under E	x parte Quayle, 1935 C.D.	11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) <u>1-3,5-9 and 11-20</u> is/are pending in th	e application.		
4a) Of the above claim(s) 15-20 is/are withdraw	n from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-3,5-9 and 11-14</u> is/are rejected.			
7) Claim(s) is/are objected to.	·		
8) Claim(s) are subject to restriction and/or	r election requirement.		
Application Papers			
9) The specification is objected to by the Examine	r.		
10)⊠ The drawing(s) filed on <u>27 August 2004</u> is/are:	•	•	
Applicant may not request that any objection to the	,	` '	
Replacement drawing sheet(s) including the correcti			i).
11) The oath or declaration is objected to by the Ex	aminer. Note the attached	Office Action or form P1O-152.	
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority documents		•	
2. Certified copies of the priority documents			
3. Copies of the certified copies of the prior		eceived in this National Stage	
application from the International Bureau * See the attached detailed Office action for a list of		anair ad	
See the attached detailed Office action for a list t	or the certified copies flot r	eceivea.	
		·	
Attachment(s)			
) DNotice of References Cited (PTO-892)		immary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)		/Mail Date formal Patent Application	
,	′ =		

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)

Paper No(s)/Mail Date _____.

6) Other: ____.

Application/Control Number: 10/711,144

Art Unit: 2823

DETAILED ACTION


Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-3, 5-9, and 11-14 are rejected under 35 U.S.C. 102(e) as being anticipated by Benaissa et al. (U.S. Patent 7,053,465).

In re claim 1, **Benaissa** discloses a varactor structure comprising: a semiconductor substrate 10 of a first conductivity type (p-type) (col. 2, lines 15-16), the substrate 10 including a subcollector 200 of a second conductivity type (n-type) (col. 4, line 52) located below an upper region 143 (col. 5, lines 4-5) of the substrate 10, the first conductivity type (p-type) is different from the second conductivity type (n-type);



a well region located in the upper region 143 of the substrate 10, wherein the well region includes outer well regions 220 of the second conductivity type (n-type) (col. 4, lines 57-58) and an inner well region 210 of the first conductivity type (p-type) (col. 4, lines 56-57), each well of the well region is separated at an upper surface by an isolation region 30 (col. 4, lines 50-51); and a field effect transistor having at least a gate conductor 110 of the first conductivity type (col. 4, lines 60-61) located above the inner well region 210 (col. 4, line 47 to col. 5, line 10 and FIG. 4).

In re claim 2, as applied to claim 1 above, **Benaissa** discloses all claimed limitations including the limitation wherein the first conductivity type comprises a p-type dopant and second conductivity type comprises a n-type dopant (col. 4, lines 56-57).

In re claim 3, as applied to claim 1 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein the first conductivity type comprises a n-type dopant and the second conductivity type comprises a p-type dopant (col. 4, lines 56-57).

In re claim 5, as applied to claim 1 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein each well region extends beneath the isolation region 30 such that neighboring well regions 210, 220 are in contact with each other (col. 4, lines 53-58 and FIG. 4).

In re claim 6, as applied to claim 1 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein the upper region 143 of the substrate 10 comprises an epitaxial semiconductor layer (col. 5, lines 2-10).


In re claim 7, as applied to claim 1 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein the field effect transistor further comprises a

Art Unit: 2823

gate dielectric 100located beneath the gate conductor 110, a hard mask located on the gate conductor, at least one spacer 125 located on sidewalls of the gate conductor 110 and abutting source/drain regions 230 (col. 4, lines 60-66 and FIG. 4).

In re claim 8, as applied to claim 1 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein the gate conductor 110 comprises polysilicon (col. 2, lines 40-41).

In re claim 9, <u>Benaissa</u> discloses a varactor structure comprising a p-type semiconductor substrate 10 (col. 2, lines 15-16), the p-type substrate including an n-type subcollector 200 (col. 4, line 52) located below an upper region 143 (col. 5, lines 4-5) of the substrate 10; a well region located in the upper region 143 of the substrate 10, wherein the well region includes outer N-well regions 220 (col. 4, lines 57-58) and an inner P-well region 210 (col. 4, lines 56-57), each well of the well region is separated at an upper surface by an isolation region 30 (col. 4, lines 50-51); and a field effect transistor having at least a p-type gate conductor 110 (col. 4, lines 60-61) located above the inner P-well region 210 (col. 4, line 47 to col. 5, line 10 and FIG. 4).



In re claim 11, as applied to claim 9 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein each well region extends beneath the isolation region 30 such that neighboring well regions 210, 220 are in contact with each other (col. 4, lines 53-58 and FIG. 4).

In re claim 12, as applied to claim 9 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein the upper region 143 of the substrate 10 comprises an epitaxial semiconductor layer (col. 5, lines 2-10).

In re claim 13, as applied to claim 9 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein field effect transistor further comprises a gate dielectric 100 located beneath the gate conductor 110, a hard mask located on the gate conductor 110, at least one spacer 125 located on sidewalls of the gate conductor 110 and abutting source/drain regions 230 (col. 4, lines 60-66 and FIG. 4).

In re claim 14, as applied to claim 9 above, <u>Benaissa</u> discloses all claimed limitations including the limitation wherein the gate conductor comprises polysilicon (col. 2, lines 41-42).

Response to Applicants' Amendment and Arguments

3. Applicants' arguments filed November 13th, 2006 have been fully considered but they are not persuasive.

Applicants contend that the currently amended independent claims 1 and 9 which including an n-type subcollector are not anticipated by the Benaissa et al. reference (U.S. Patent 7,053,465) herein known as Benaissa, Examiner respectfully disagrees.

Applicants amend independent claims 1 and 9 to including an n-type subcollector, Examiner respectfully submits that the Benaissa does teach each and every aspect of the claimed invention. Applicants' attention is respectfully directed to (col. 4, lines 51-60 and FIG. 4) where Benaissa teaches an n-type subcollector 200 (col. 4, line 52) located below an upper region 143 (col. 5, lines 4-5) of the substrate 10; a well region located in the upper region 143 of the substrate 10, wherein the well region includes outer N-well regions 220 (col. 4, lines 57-58) and an inner P-well region 210 (col. 4, lines 56-57). Thus, the claims of the present application are anticipated by the Benaissa reference.

For this reason, Examiner holds the rejection proper.

Conclusion

4. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Application/Control Number: 10/711,144

Art Unit: 2823

Correspondence

Any inquiry concerning this communication or earlier communications from the
examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 2721865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

K.N. January 18, 2007 BROOK KEBEDE PRIMARY EXAMINET

Page 7